Nano-CMOS and Post-CMOS Electronics: Devices and Modelling

Edited by
Saraju P. Mohanty
and Ashok Srivastava
Nanoscale High-\(\kappa\)/Metal-Gate CMOS and FinFET based Logic Libraries

Venkata P. Yanambaka, University of North Texas, VenkataPrasanthYanambaka@my.unt.edu
Saraju P. Mohanty, University of North Texas, saraju.mohanty@unt.edu
Elias Kougianos, University of North Texas, elias.kougianos@unt.edu
Dhruva Ghai, Oriental University, Indore, India, dhruvaghai@orientaluniversity.in

During the last four decades, VLSI technology growth has been driven by miniaturization that reduces cost per transistor, power consumption per transistor, with higher packing density and reduced cost of operation. However, the small transistor size leads to very high electric fields across the gate oxide which causes the difficult problem of gate oxide leakage. This problem is mitigated by high-\(\kappa\)/metal-gate technology, in which the gate material is copper (going back to metal from polysilicon) and the gate oxide material is a not silicon dioxide. At the same time, explosive growth of mobile portable electronics has been the driver for many scientific, engineering, and technological breakthroughs in the last few decades. Mobile electronics in particular, such as smart mobile phones, spend most of their operational time in waiting for a call or similar event. However, during these wait states leakage power dissipation has been a major issue since it drains the battery continuously. The industry has explored various solutions to reduce the OFF state leakage and multiple gate devices emerged as a solution to this problem. Double gate FinFET technology is considered as a solution to reduce OFF state leakage while having faster ON and OFF transitions and low-power dissipation. This chapter discusses these devices and presents logic libraries which can be used in the digital synthesis of large integrated circuits using such devices through electronic design automation (EDA) tools.

1 Introduction

The growth of VLSI technology is one of the fastest observed in human history. This has been made possible by several milestone inventions. Initially, metal-oxide semiconductor field effect transistors (MOSFETs) had aluminum gates which were slow, large in area, unreliable, with high leakage currents. Then a self-aligned-gate process arrived in which the gates of the transistors were made with polycrystalline silicon [60], not a metal. The scaling of CMOS technology has accelerated in recent years and will arguably continue toward the 8 nm regime [4]. The superior properties of SiO\(_2\) permit the fabrication of properly functioning devices with SiO\(_2\) layers as thin as 1.5 nm. Further scaling of the SiO\(_2\) layer thickness leads to tunneling gate leakage [4, 37, 52]. In addition, the small transistor size leads to very high electric fields across the gate oxide which causes the difficult problem of gate oxide leakage [41]. The use of ultra-low thickness gate oxide for short channel transistors presents the problem of gate oxide leakage in its ON, OFF, and transition states. These problems are mitigated by high-\(\kappa\)/metal-gate technology, in which the gate material is copper (going back to metal from polysilicon) and the gate oxide is a not silicon dioxide [7]. An insulator with a higher dielectric constant \(\kappa\) than that of SiO\(_2\) (= 3.9) is used. Statistical characterization of high-\(\kappa\)/metal-gate digital gates as a function of process parameter variation is needed for design. In this chapter, a methodology is presented for PVT-aware high-\(\kappa\)/metal-gate logic library characterization. The methodology considers the process variation effects of 15 device parameters. First, statistical models for gate-induced-drain leakage (GIDL) current \(\hat{I}_{\text{GIDL}}\), off-current \(\hat{I}_{\text{OFF}}\) and drive current \(\hat{I}_{\text{ON}}\) are presented at device level. This is followed by statistical characterization of the library logic cells at room temperature. Statistical results for subthreshold current \(\hat{I}_{\text{sub}}\), GIDL current, dynamic current \(\hat{I}_{\text{dyn}}\) and delay are derived. This is followed by results for PVT-aware characterization of logic cells. The library can be used by circuit designers for digital synthesis and design exploration.
References

34. Mizuno, T., Okamura, J., Toriumi, A.: Experimental study of threshold voltage fluctuation due to statistical variation of channel
57. Taur, Y.: CMOS design near the limit of scaling. IBM Journal on Research and Development 46(2/3), 235–244 (2002)


Nano-CMOS and Post-CMOS Electronics: Devices and Modelling

The demand for ever smaller and portable electronic devices has driven metal oxide semiconductor-based (CMOS) technology to its physical limit with the smallest possible feature sizes. This presents various size-related problems such as high power leakage, low-reliability, and thermal effects, and is a limit on further miniaturization. To enable even smaller electronics, various nanodevices including carbon nanotube transistors, graphene transistors, tunnel transistors and memristors (collectively called post-CMOS devices) are emerging that could replace the traditional and ubiquitous silicon transistor. This book explores these nanoelectronics at the device level including modelling and design.

Topics covered include high-k dielectrics; high mobility n and p channels on gallium arsenide and silicon substrates using interfacial misfit dislocation arrays; anodic metal-insulator-metal (MIM) capacitors; graphene transistors; junction and doping free transistors; nanoscale giga-k/metal-gate CMOS and FinFET based logic libraries; multiple-independent-gate nanowire transistors; carbon nanotubes for efficient power delivery; timing driven buffer insertion for carbon nanotube interconnects; memristor modeling; and neuromorphic devices and circuits.

This book is essential reading for researchers, research-focused industry designers/developers, and advanced students working on next-generation electronic devices and circuits.

Saraju Mohanty is Professor at the Department of Computer Science and Engineering, University of North Texas, where he is the director of NanoSystem Design Laboratory (NSDL). His research interests focus on Energy-Efficient High-Performance Secure Electronic Systems. Prof. Mohanty is an inventor of 4 US patents, and an author of 200 peer-reviewed articles and 3 books. Prof. Mohanty is the current Chair of Technical Committee on Very Large Scale Integration (VLSI) of the IEEE Computer Society, is on the editorial board of IET Circuits, Devices and Systems, Integration and Journal of Low Power Electronics, and serves on the organizing and program committee of several international conferences.

Ashok Srivastava is Professor of Engineering at the Division of Electrical & Computer Engineering of Louisiana State University, Baton Rouge, where his research interests lie in low-power VLSI design and testability for nanoscale transistors and integration, and nanoelectronics with focus on novel emerging devices and integrated circuit design based on carbon nanotubes, graphene and other reduced dimension 2D materials. He is the author of more than 160 technical papers including conference proceedings, book chapters, a patent and a book on Carbon Based Electronics. Prof. Srivastava serves on the Editorial Review Board of Modeling and Numerical Simulation of Material Science (MNSMS), Journal of Material Science and Chemical Engineering (JMSCE), The Scientific World Journal (Electronics) and is Editor-in-Chief of the Journal of Sensor Technology.