

# Gate Leakage Analysis and Reduction in Nanoscale CMOS circuits

Saraju P. Mohanty University of North Texas, Denton, TX 76203. Email: smohanty@cs.unt.edu Homepage: <u>http://www.cs.unt.edu/~smohanty/</u>







### **Outline of the Talk**

- CMOS scaling –Trends and Effects
- Power consumption redistribution due to scaling
  - Components of Power Dissipation
  - Components of Leakage
- Gate leakage analysis
- Gate leakage variation with process and design parameters
- Gate leakage reduction







### **CMOS Driven Applications**



Almost the entire industry today is driven by CMOS





# Scaling Trend – Transistor Count







- With scaling the transistors are becoming twice as fast as the previous generation.
- Applications are also being targeted for TIPS level performance.





Source: Pedram ASPDAC 2004

### What is Physically Scaled ? Gate Length and Gate thickness)



- Gate length of the transistor has been decreasing with technology scaling.
- All the other dimensions including gate oxide thickness have been scaled down to support this trend

VERSITY<sub>of</sub>

Source: Pedram ASPDAC 2004, Osburn IBM JRD Mar2002





### **Other Parameters Scaled?**







Power dissipated by the transistor has manifested itself most emphatically along with scaling.

The power density is increasing exponentially





Source: Intel







saree. Weste and Harris 2005



### Leakages in Nanoscale CMOS

- I<sub>1</sub> : reverse bias pn junction (both ON & OFF)
- I<sub>2</sub>: subthreshold leakage (OFF)
- $I_3$  :oxide tunneling current (both ON & OFF)
- I<sub>4</sub> : gate current due to hot carrier injection (both ON & OFF)
- $I_5$  : gate induced drain leakage (OFF)
- I<sub>6</sub> : channel punch through current (ÓFF)









### aling Trends and Effects : Summary

- Scaling improves
  - Transistor Density of chip
  - Functionality on a chip
  - Speed and frequency of operation
  - Higher performance
- Scaling and power dissipation
  - Active power remains almost constant
  - Components of leakage power increase in number and in magnitude.
  - Gate leakage (tunneling) predominates for sub 65nm technology.







**Flat-band Condition** 

Direct Tunneling for positive bias

**NOTE:** For short channel MOS FN tunneling is negligible.

Source: AgarwalIEEPDTMay2005





### Gate Leakage Components



Gate oxide tunneling current components in BSIM4.4.0 model.

- $I_{gs}$ ,  $I_{gd}$ : Components due to the overlap of gate and diffusions
- I<sub>gcs</sub>, I<sub>gcd</sub>: Components due to tunneling from the gate to the diffusions via the channel and
- I<sub>gb</sub>: Component due to tunneling from the gate to the bulk via the channel.

Note: all the currents are with respect to gate.







### Gate Leakage for a MOS: I<sub>ox</sub>



Calculated by evaluating both the source and drain components

$$\label{eq:For a MOS, I_ox} \begin{split} & \textbf{For a MOS, I_ox} = (|\textbf{I}_{gs}| \\ & +|\textbf{I}_{gd}| + |\textbf{I}_{gcs}| + |\textbf{I}_{gcd}| + |\textbf{I}_{gb}|) \end{split}$$

Values of individual components depends on states, ON or OFF









**CS**E











### **5 Vs PMOS: 3 Mechanisms of Tunneling**

Three major mechanisms for direct tunneling: 1.electron tunneling from conduction band (ECB) 2.electron tunneling from valence band (EVB) 3.hole tunneling from valance band (HVB)

#### For NMOS:

ECB controls gate-to-channel tunneling in inversion
EVB controls gate-to-body tunneling in depletion-inversion
ECB controls gate-to-body tunneling in accumulation

#### For PMOS:

•HVB controls the gate-to-channel tunneling in inversion
•EVB controls gate-to-body tunneling in depletion-inversion
•ECB controls gate-to-body tunneling in accumulation

**PMOS < NMOS:**  $\Phi_{OX}$  for HVB (4.5 eV) is higher than  $\Phi_{OX}$  for ECB (3.1 eV), the tunneling current associated with HVB is less than that with ECB.



Source: Roy Proceedings of IEEE Feb2003







### **Example Leakage: Effect of Parameter Variation** (NMOS)



### Gate Leakage Vs T<sub>ox</sub>



#### Gate Leakage Vs V<sub>DD</sub>









**JIVERSITY**<sub>of</sub>

Source: Agarwal IEE Proc. CDT May 2005





### Inverter: Gate Leakage Paths (Putting NMOS and PMOS together)



'SE





### Inverter: Average Gate Leakage

- Low Input : Input supply feeds the tunneling current.
- High Input : Gate supply feeds the tunneling current.











### eakage in 2-input NAND: Transient Study







### Leakage in 2-input NOR: Transient Study







#### Saraju P. Mohanty 27

Gate Current in individual MOS

### ate Leakage in 2-input Logic Gates age Current's Dependence on Parameters)









### **Gate Leakage Estimation**

- What we have observed?
  - Gate leakage is input state dependent
  - Gate leakage is dependent on position of ON/OFF transistors
  - Gate leakage is sensitive to process variation
- Gate leakage estimation methods for logic level description of the circuit:
  - Pattern dependent estimation (R. M. Rao ISLPED 2003)
  - Pattern independent probabilistic estimation (R. M. Rao ISLPED 2003)





## **Estimation: Pattern Dependent**

- For an given input vector switch-level simulation is performed
- State of internal nodes is determined for the input vector
- Unit width gate leakage of a device is determined for different states
- The total gate leakage is computed by scaling the width of each device by unit-width leakage in that state and adding the individual leakages:

$$I_{ox} = \Sigma_{MOS} I_{ox,MOS}(s(i)) * W_{MOS}$$





Source: R. M. Rao ISLPED2003

# Estimation: Pattern Independent

- Probability analysis in conjunction with statedependent gate leakage estimation is used.
- The average gate leakage of the circuit is the probabilistic mean of the gate leakage of the circuit:

$$\begin{split} \mathbf{I}_{\text{ox,avg}} &= E(\Sigma_{\text{MOS}} \ \mathbf{I}_{\text{ox,MOS}}(\mathbf{s}(i)) \ ^* \ \mathbf{W}_{\text{MOS}}) \\ &= \Sigma_{\text{MOS}} \ \mathbf{W}_{\text{MOS}} \ ^* \left( \ \Sigma_j \ \mathbf{I}_{\text{ox,MOS}}(\mathbf{s}(j)) \ ^* \ \mathbf{P}(j) \ \right) \\ \text{where } \mathbf{P}(j) \ \text{is the probability of occurrence of state j.} \end{split}$$







# mation: Heuristic and Look-up Tables

- Interaction between gate leakage and subthreshold leakage are used to develop heuristic based estimation techniques for state-dependent total leakage current.
- Heuristics based on lookup tables are available to quickly estimate the state-dependent total leakage current for arbitrary circuit topologies.





Source: Lee ISQED2003, TVLSI2003

### timation: Loading Effect on leakage



- Represent circuit as graph: vertex
   → logic gate and edge → net
- 2. Sort vertices in topological order and initialize leakage values to zero
- 3. Propagate input vector and assign a logic state to each gate
- 4. Calculate total input and output loading current due to gate leakage
- 5. Calculate the leakage of the individual logic gates
- 6. Compute the leakage of the total circuit by adding leakage of individual gates.

Source: Mukhopadhyay DATE2005 and TCAD 2005 (to appear)







### hniques for Gate Leakage Reduction

Research in Gate leakage is catching up and have not matured like that of dynamic or subthreshold power. Few methods:

- Dual T<sub>OX</sub> (Sultania DAC 2004, Sirisantana IEEE DTC Jan-Feb 2004)
- Dual K (Mukherjee ICCD 2005)
- Pin and Transistor Reordering (Sultania ICCD 2004, Lee DAC 2003)







### **Dual T<sub>ox</sub> Technique: Basis**

Gate oxide tunneling current I<sub>oxide</sub> (k is a experimentally derived factors):

 $I_{oxide} \alpha (V_{dd} / T_{gate})^2 exp (-k T_{gate} / V_{dd})$ 

- Options for reduction of tunneling current:
  - Decreasing of supply voltage V<sub>dd</sub> (*will play its role*)
  - Increasing gate  $SiO_2$  thickness  $T_{oxide}$













### **Dual T<sub>ox</sub> Technique: Approach**

 Our approach – scale channel length (L) as well as  $T_{ox}$ ;  $T_{ox}$  is almost linearly scaled with  $L_{eff}$ 



Advantages:

- Reduces DIBL effect
- Constant Input Gate Capacitance for a given W<sub>eff</sub>











### **Dual T<sub>ox</sub> Technique: Results**

- Iterative algorithm that
  - Generates delay/leakage tradeoffs
  - Meets delay constraint
- For same delay an average leakage reduction of 83% compared to the case where all transistors are set to  $T_{ox-Lo}$ .
- Minor changes in design rules and an extra fabrication step is required, extra mask required.





Source: Sultania DAC 2004



![](_page_39_Picture_1.jpeg)

![](_page_39_Picture_2.jpeg)

![](_page_40_Figure_0.jpeg)

![](_page_40_Picture_1.jpeg)

![](_page_40_Picture_2.jpeg)

![](_page_41_Figure_0.jpeg)

### Dual K Technique: Basis Example: Four Types of Logic Gates)

**Assumption**: all transistors of a logic gate are of same  $K_{gate}$  and equal  $T_{gate}$ .

![](_page_42_Figure_2.jpeg)

![](_page_43_Picture_0.jpeg)

### **Dual K Technique: Basis**

# Use of multiple dielectrics (denoted as $K_{gate}$ ) of multiple thickness (denoted as $T_{gate}$ ) will reduce the gate tunneling current significantly while maintaining the performance.

![](_page_43_Picture_3.jpeg)

![](_page_43_Picture_4.jpeg)

Source: Mukherjee ICCD 2005

![](_page_44_Picture_0.jpeg)

### **Dual K Technique: New Dielectrics**

- Silicon Oxynitride (SiO<sub>x</sub>N<sub>y</sub>) (K=5.7 for SiON)
- Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>) (K=7)
- Oxides of :
  - Aluminum (AI), Titanium (Ti), Zirconium (Zr), Hafnium (Hf), Lanthanum (La), Yttrium (Y), Praseodymium (Pr),
  - their mixed oxides with  $SiO_2$  and  $AI_2O_3$
- NOTE:  $I_{gate}$  is still dependent on  $T_{gate}$  irrespective of dielectric material.

![](_page_44_Figure_8.jpeg)

![](_page_44_Picture_9.jpeg)

![](_page_45_Picture_0.jpeg)

### **Dual K Technique: Strategy**

- **Observation**: Tunneling current of logic gates increases and propagation delay decreases in the order  $K_2T_2$ ,  $K_2T_1$ ,  $K_1T_2$ , and  $K_1T_1$  (where,  $K_1 < K_2$  and  $T_1 < T_2$ ).
- Strategy: Assign a higher order K and T to a logic gate under consideration
  - To reduce tunneling current
  - Provided increase in path-delay does not violate the target delay

![](_page_45_Picture_6.jpeg)

![](_page_45_Picture_7.jpeg)

Source: Mukherjee ICCD 2005

![](_page_46_Picture_0.jpeg)

### **Dual K Technique: Algorithm**

- Step 1: Represent the network as a directed acyclic graph G(V, E).
- **Step 2:** Initialize each vertex  $v \in G(V, E)$  with the values of tunneling current and delay for  $K_1T_1$  assignment.
- **Step 3:** Find the set of all paths P{ $\Pi_{in}$ } for all vertex in the set of primary inputs ( $\Pi_{in}$ ), leading to the primary outputs  $\Pi_{out}$ .

**Step 4:** Compute the delay  $D_P$  for each path  $p \in P{\prod_{in}}$ .

![](_page_46_Picture_6.jpeg)

![](_page_46_Picture_7.jpeg)

![](_page_47_Picture_0.jpeg)

### **Dual K Technique: Algorithm**

**Step 5:** Find the critical path delay  $D_{CP}$  for  $K_1T_1$  assignment.

**Step 6:** Mark the critical path(s)  $P_{CP}$ , where  $P_{CP}$  is subset  $P\{\Pi_{in}\}$ .

**Step 7:** Assign target delay  $D_T = D_{CP}$ .

**Step 8:** Traverse each node in the network and attempt to assign K-T in the order  $K_2T_2$ ,  $K_2T_1$ ,  $K_1T_2$ , and  $K_1T_1$  to reduce tunneling while maintaining performance.

![](_page_47_Picture_6.jpeg)

**CS**E

![](_page_47_Picture_8.jpeg)

![](_page_48_Picture_0.jpeg)

### ual K Technique: Characterization (How to Model High-K?)

 The effect of varying dielectric material was modeled by calculating an equivalent oxide thickness (T<sup>\*</sup><sub>ox</sub>) according to the formula:

$$T^*_{ox} = (K_{gate} / K_{ox}) T_{gate}$$

• Here,  $K_{gate}$  is the dielectric constant of the gate dielectric material other than SiO<sub>2</sub>, (of thickness  $T_{gate}$ ), while  $K_{ox}$  is the dielectric constant of SiO<sub>2</sub>.

![](_page_48_Figure_5.jpeg)

![](_page_48_Picture_6.jpeg)

![](_page_49_Figure_0.jpeg)

### ual K Technique: Characterization

- The effect of varying oxide thickness  $T_{ox}$  was incorporated by varying TOXE in SPICE model.
- Length of the device is proportionately changed to minimize the impact of higher dielectric thickness on the device performance :

 $L^* = (T^*_{ox} / T_{ox}) L$ 

 Length and width of the transistors are chosen to maintain (W:L) ratio of (4:1) for NMOS and (8:1) for PMOS.

![](_page_49_Picture_6.jpeg)

![](_page_49_Picture_7.jpeg)

![](_page_50_Figure_0.jpeg)

![](_page_51_Picture_0.jpeg)

- DKDT algorithm integrated with SIS, and tested on the ISCAS'85 benchmarks.
- Used  $K_1 = 3.9$  (for SiO<sub>2</sub>),  $K_2 = 5.7$  (for SiON),  $T_1 = 1.4$ nm, and  $T_2 = 1.7$ nm for our experiments.
- $T_1$  is chosen as the default value from the BSIM4.4.0 model card and value of  $T_2$  is intuitively chosen

![](_page_51_Picture_4.jpeg)

![](_page_51_Picture_5.jpeg)

![](_page_51_Picture_6.jpeg)

![](_page_51_Picture_7.jpeg)

![](_page_52_Picture_0.jpeg)

### **Tunneling Current and % Reduction**

![](_page_52_Figure_2.jpeg)

### **Benchmark Circuits**

![](_page_52_Picture_4.jpeg)

![](_page_52_Picture_5.jpeg)

Source: Mukherjee ICCD 2005

![](_page_53_Picture_0.jpeg)

### **Pin Reordering with Dual-Tox**

A key difference between the state dependence of  $\mathbf{I}_{sub}$  and  $\mathbf{I}_{gate}$ 

- I<sub>sub</sub> primarily depends on the number of OFF in stack
- I<sub>gate</sub> depends strongly on the position of ON/OFF transistors

![](_page_53_Figure_5.jpeg)

• Results improve by 5-10% compared to dual-Tox approach.

Source: Sultania ICCD 2004

![](_page_53_Picture_8.jpeg)

![](_page_53_Picture_9.jpeg)

![](_page_54_Picture_0.jpeg)

### **Conclusions and Future Research**

- Gate leakage is an major component of power consumption in nano-scale CMOS circuits.
- Gate leakage is present in both ON and OFF state of a MOS device.
- Few research works so far have addressed its estimation in CMOS circuits.
- Few research works address its reduction in CMOS circuit.
- Use of high-K is expected to be a stable solution for the gate leakage problem, which is largely unaddressed from modeling and synthesis flow point of view.

![](_page_54_Picture_7.jpeg)

![](_page_54_Picture_8.jpeg)

![](_page_55_Picture_0.jpeg)

# Thank You

![](_page_55_Picture_2.jpeg)

![](_page_55_Picture_3.jpeg)