A Universal Level Converter Towards the Realization of Energy Efficient Implantable Drug Delivery Nano-Electro-Mechanical-Systems

Saraju P. Mohanty, Dhruva Ghai and Elias Kougianos
VLSI Design and CAD Laboratory (VDCL)
University of North Texas.

Bharat Joshi
Electrical and Computer Engineering,
University of North Carolina at Charlotte.

Email-ID: saraju.mohanty@unt.edu
Outline of the Talk

- Introduction and Contributions
- Proposed Drug Delivery Nano-Electro-Mechanical Systems (DDNEMS)
- The Universal Voltage-Level Converter (ULC)
- Power and Delay Optimization of the ULC
- Related Research
- Characterization of the ULC
- Conclusions and Future Research
Introduction

- Nano-Electro-Mechanical Systems (NEMS) are a technological solution for building miniature systems which can be beneficial in terms of safety, efficacy, or convenience.

- NEMS based drug delivery (DDNEMS) is meant to administer drugs to pre-determined targets in the body through implantable chips, which are controlled or programmed externally through a radio frequency interface.

- DDNEMS should have the following attributes:
  - Low power consumption
  - Fault tolerance
  - Re-configurability and field upgradability
Introduction

- DDNEMS can be realized as system-on-chip (SoC) while supplied with power from a single battery source.
- There is need for devising integrated power management methods to reduce power consumption in DDNEMS.
- We propose a special type of level converter, called Universal Level Converter (ULC), suitable for power management and field programmability of DDNEMS.
- ULC designed using cutting-edge high-κ/ metal-gate Dual-V\textsubscript{Th} nano-CMOS 32nm technology.
- High-κ is used to contain the gate leakage, and Dual-V\textsubscript{Th} technology reduces the subthreshold leakage.
Contributions

- A novel implantable system called DDNEMS, which can be realized as a multicore analog/mixed-signal SoC (AMS-SoC) along with nonelectrical components for programmable drug delivery is introduced.
- The key components as well as challenges of DDNEMS design are identified.
- In order to serve the most pressing challenge, the power dissipation, we introduce the universal voltage-level converter (ULC).
- A novel design flow for energy efficient design of a ULC circuit is proposed.
- A 32nm high-κ/ metal-gate (HKMG) CMOS ULC has been implemented and thoroughly characterized.
- An algorithm is presented for the simultaneous power, leakage, and delay optimization of the 32nm ULC.
- A dual–$V_{Th}$ technique has been applied to this HKMG ULC for power and delay optimization.
Solid-lines represent power bus.

Dotted-lines represent data and control buses.
DDNEMS Components: PMU

- **Power Management Unit (PMU):**
  - Manages the power distribution to the various subsystems to optimize energy consumption.
  - Has built-in timers that put the system to “sleep” or “wake-up” mode and can be induced to activate the system via external signals received by the RF subsystem (to force an emergency drug delivery, for example).
  - The heart of PMU is a bank of ULCs. ULC sends different operating voltages to various subsystems of DDNEMS each of which operate at different voltages from a single battery and facilitates reconfigurability.
DDNEMS Components: DDA

**Drug Delivery Array (DDA):**

- Typically non-electrical in nature.
- The sub-system is designed as an array to allow redundancy, fault tolerance, load sharing and multiple drugs.
- The array could be homogeneous (all elements of the same kind) or heterogeneous.
- Micropumps, microfluidic devices, stents, and microneedles to be designed in the design phase.
- Appropriate transducers needed to allow control and interfacing array elements to the electronic portion of the DDNEMS.
DDNEMS Components: Electrical Components

- Electrical Components (DSP, Sensors, Memory etc):
  - Sensor subsystem performs the monitoring and control of the drug array elements, which receives information from, and sends control signals to the transducers.
  - Front-end (transducer side) is analog but the back-end, interfacing to the DSP is digital.
  - The DSP subsystem analyzes the on-line data generated by the sensors and, under the control of the program stored in the flash memory subsystem, generates control signals to control drug delivery, facilitate fault tolerance, load sharing, and drug mixing.
  - The system monitoring subsystem continually polls the various electrical subsystems and transducers to obtain a snapshot of the overall system’s health.
  - Upon the discovery of faults or errors, it alerts the DSP for appropriate action.
DDNEMS Components: RF Components

Radio Frequency Components (RF):

- Comprises of an antenna and transmitter/receiver.
- Can be built using RFID principles for the shape and placement of the antenna and communication protocol.
- Allows non-invasive maintenance of the system (modification of the microcode stored in the flash memory, for example),
- Does remote collection of data (such as amount of drug remaining in the reservoir, drug array element failures, battery status etc.),
- Facilitates emergency drug delivery or system deactivation.
The Universal Voltage-Level Converter (ULC)

- The ULC consists of:
  - Input voltage signal $V_{\text{in}}$
  - Control signals $S1$ and $S0$
  - Supply voltages $V_{\text{ddl}}, V_{\text{ddh}}$
  - Output voltage signal $V_{\text{out}}$

- Operations of the ULC:
  - Level-up conversion
  - Level-down conversion
  - Blocking of input signal

<table>
<thead>
<tr>
<th>Select Signal</th>
<th>Type of Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
The Universal Voltage-Level Converter (ULC)
The Universal Voltage-Level Converter (ULC)
High-κ Metal Gate Modeling of ULC

- 32 nm high-κ/ metal gate (HKMG) Predictive Technology Model (PTM) is used for modeling transistors of ULC (http://www.eas.asu.edu/~ptm/).

- Two methods are used: (1) The model parameter in the model card that denotes relative permittivity (EPSROX) is changed or (2) The equivalent oxide thickness (EOT) for the dielectric under consideration is calculated.

- The EOT is calculated by the formula:

\[
EOT = \left( \frac{\kappa_{SiO_2}}{\kappa_{gate}} \right) \times t_{gate}
\]

- \(\kappa_{gate}\) is the relative permittivity and \(t_{gate}\) is the thickness of the gate dielectric material other than SiO₂.

- \(\kappa_{SiO_2}\) is the dielectric constant of SiO₂ (= 3.9). We have taken \(\kappa_{gate} = 21\) and \(t_{gate} = 5\) nm to emulate a HfO₂ based dielectric. EOT is calculated to be 0.9 nm.
Power and Delay Optimization of ULC

- Power-hungry transistors are identified and are assigned higher $V_{Th}$ values.
- Power-hungry NMOS are assigned 20% higher $V_{Th}$ and power hungry PMOS are assigned 50% higher $V_{Th}$ compared to the nominal values.
- Design variable set for Optimization:
  - $W_{PMOSup}$: width of PMOS transistors in level-up converter
  - $W_{NMOSup}$: width of NMOS transistors in level-up converter
  - $W_{PMOSdown}$: width of PMOS transistors in level-down converter
  - $W_{NMOSdown}$: width of NMOS transistors in level-down converter
Power and Delay Optimization of ULC

1: **Input:** Circuit netlist, Objective set $F$, Stopping criteria $S$, design variable set $D$, Lower design constraint $C_{lower}$, Upper design constraint $C_{upper}$.

2: **Output:** Optimized objective set $F_{optimized}$, Optimal design variable set $D_{optimal}$ for $S = \pm \beta$, {where $1\% \leq \beta \leq 5\%$}.

3: Run initial simulation in order to obtain feasible values of design variables for the given specifications.

4: while ($C_{lower} < D < C_{upper}$) do {Loop outputs optimal design variable set $D_{optimal}$}

5: Using conjugate gradient method, generate new set of design variables

   \[ D' = D \pm \delta D \]

6: Compute objective set $F(D') = [P_{ULC}, Delay_{ULC}]$.

7: if ($S = \pm \beta$) then

8: return $D_{optimal} = D'$.

9: end if

10: end while

11: Obtain optimal values for design variable set $D_{optimal}$, and simulate.

12: Record objective set $F_{optimized}$ for the ULC.
# Power and Delay Optimization of ULC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>$C_{\text{lower}}$</th>
<th>$C_{\text{upper}}$</th>
<th>$D_{\text{optimal}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W_{\text{PMOSup}}$</td>
<td>64 nm</td>
<td>640 nm</td>
<td>64 nm</td>
</tr>
<tr>
<td>$W_{\text{NMOSup}}$</td>
<td>64 nm</td>
<td>640 nm</td>
<td>640 nm</td>
</tr>
<tr>
<td>$W_{\text{PMOSdown}}$</td>
<td>64 nm</td>
<td>640 nm</td>
<td>64 nm</td>
</tr>
<tr>
<td>$W_{\text{NMOSdown}}$</td>
<td>64 nm</td>
<td>640 nm</td>
<td>640 nm</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Objective</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{\text{ULC}}$</td>
<td>5 $\mu$W</td>
</tr>
<tr>
<td>Delay$_{\text{ULC}}$</td>
<td>1.6 ns</td>
</tr>
</tbody>
</table>
# Related Research

<table>
<thead>
<tr>
<th>Works</th>
<th>Tech. (nm)</th>
<th>Power</th>
<th>Delay</th>
<th>Conversion</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ishihara</td>
<td>Bulk 130 nm</td>
<td>---</td>
<td>127ps</td>
<td>Level-up and down</td>
</tr>
<tr>
<td>Yu</td>
<td>Bulk 350 nm</td>
<td>220.57µW</td>
<td>---</td>
<td>Level-up</td>
</tr>
<tr>
<td>Sadeghi</td>
<td>Bulk 100 nm</td>
<td>10µW</td>
<td>1ns</td>
<td>Level-up</td>
</tr>
<tr>
<td>Kanno</td>
<td>Bulk 140 nm</td>
<td>---</td>
<td>5 ns</td>
<td>Level-down</td>
</tr>
<tr>
<td>This Work</td>
<td>High-κ 32 nm</td>
<td>5 µW</td>
<td>1.6 ns</td>
<td>Level-up/down and block</td>
</tr>
</tbody>
</table>
Characterization of the ULC

- Parametric Analysis:

(a) For level-up conversion

(b) For level-down conversion
Characterization of the ULC

- **Load Analysis:**

(a) For level-up conversion

(b) For level-down conversion
Characterization of the ULC

- **Power Analysis:**

<table>
<thead>
<tr>
<th>Input Rise/Fall Time (ns)</th>
<th>Input Switching Freq. (MHz)</th>
<th>Capacitive Load (fF)</th>
<th>Avg. Power Consumption (μW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>33.33</td>
<td>50</td>
<td>4.988</td>
</tr>
<tr>
<td>10</td>
<td>33.33</td>
<td>82</td>
<td>5</td>
</tr>
<tr>
<td>10</td>
<td>33.33</td>
<td>120</td>
<td>5.8</td>
</tr>
</tbody>
</table>

3/6/2009
Conclusions

- A novel design called ULC for is proposed for DDNEMS architecture.
- The ULC is capable of performing up-conversion, down-conversion and blocking.
- An HKMG design of the ULC is presented. This ULC is subjected to further power minimization by applying a dual-$V_{Th}$ technique.
- An algorithm is discussed and adapted for the power and delay optimization of the entire ULC circuit.
- The robustness of the ULC is tested using parametric, load and power analysis.
- First ever reported level converter implementation using 32 nm HKMG nano-CMOS.
Future Research

- Future research will consider gate-induced junction leakage (GIDL) in the optimization process.
- Design of the ULC using other nanoscale technologies, such as double gate FET (DGFET), Carbon Nano-Tube FET (CNTFET) and analyze the effects on the performance metrics.
Thank you!!