Nano-CMOS Mixed-Signal Circuit Metamodeling Techniques: A Comparative Study

O. Garitselov\textsuperscript{1}, S. P. Mohanty\textsuperscript{2}, E. Kougianos\textsuperscript{3}, P. Patra\textsuperscript{4}

NanoSystem Design Laboratory (NSDL, http://nsdl.cse.unt.edu), University of North Texas, Denton, TX 76203, USA.\textsuperscript{1,2,3}

Intel Architecture Group, Intel Corporation, USA.\textsuperscript{4}

E-mail: saraju.mohanty@unt.edu

Presented By:
Garima Thakral
University of North Texas

Acknowledgment: This research is supported in part by SRC award P10883 and NSF awards CNS-0854182 and DUE-0942629.
Outline of the talk

- Introduction
- Fast Design Exploration through Metamodeling
- Metamodeling vs. Macromodeling
- Metamodeling based Design Flow
- Sampling Techniques
- Ring Oscillator Example Circuit
- “Golden” Surface
- Experimental Results
- Conclusions and Future Research
Introduction

- Complex computations for analog circuits to include parasitics
- Physical layout and simulation analysis is very costly processes in design flow
- Metamodeling is mathematical formula that represents circuit’s behavior within a given range using sampling points
- This paper targets sampling techniques which are technology independent and the amount that is needed to create an accurate metamodel
Fast Design Exploration Through Metamodelling

a. Traditional Slow Approach

b. Metamodelling-Based Fast Approach
Metamodelling vs. Macromodelling

- **Metamodelling**
  - mathematical representation of output
  - prediction equation
  - can be used in different tool like MATLAB

- **Macromodelling**
  - simplified version of the circuit
  - used in same simulation tool
  - hard to create
Metamodeling Design Flow

- Regular design flow is altered for using metamodels.
- Advantages for using metamodels:
  - Reusability
  - Speed
  - Accuracy
- Physical design is done only 2 times in the proposed design flow.
Ring Oscillator: 45nm CMOS Design

\[ f = \frac{1}{2Nt_p} \]

Where:
- \( f \) - frequency of oscillations,
- \( N \) - number of inverters,
- \( t_p \) - delay of each inverter
Ring Oscillator: Characterization

Eye Diagram for Parasitic Aware Netlist Simulation

![Eye Diagram](image)

**TABLE II**
SIMULATION COMPARISON

<table>
<thead>
<tr>
<th>Extraction</th>
<th>Power</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Schematic</td>
<td>27.17 μW</td>
<td>16.21 GHz</td>
</tr>
<tr>
<td>120nm-240nm Parasitic</td>
<td>26.96 μW</td>
<td>9.88 GHz</td>
</tr>
</tbody>
</table>
Sampling Techniques Explored

- Exhaustive – evenly distributed large amount of samples
- Monte Carlo – random sampling
- Latin Hypercube – random sampling within each Latin square
- Middle Latin Hypercube – middle point sampling within each Latin square
- Design of Experiments – min, mid, max sampling for each parameter
Sampling Techniques: Applied to Ring Oscillator Circuit

Monte Carlo
MLHS

LHS
DOE
10,000 sampling surface was created for exhaustive analysis.

- RMSE < 0.01%

“Golden” Surface is used as actual results to compare to the sampling techniques.
The Metamodels

- The generated sample data can be fitted in many ways to generate a metamodel.
- The choice of fitting algorithm can affect the accuracy of the metamodel.
- Metamodel has the form:

\[ y = \sum_{i,j=0}^{k} (\alpha_{ij} \times x_1^i \times x_2^j) \]

- Where \( y \) is the response being modeled (e.g. frequency), \( x = [W_n, W_p] \) is the vector of variables and \( \alpha_{ij} \) are the coefficients.
- The polynomial regression determined \( k = 2 \) for DOE and \( k = 4 \) for other cases.
Error Analysis

\[ RMSE = \sqrt{\frac{1}{N} \sum_{k=1}^{N} (y(x_k) - \hat{y}(x_k))^2}, \]

\[ \sigma = \sqrt{\frac{1}{N} \sum_{k=1}^{N} \left( |y(x_k) - \hat{y}(x_k)| - RMSE \right)^2}, \]

Where:

- \( x_k \) is the set of parameters
- \( \hat{y} \) is the predicted equation
- \( N \) is the number of sampling points
Experimental Results

**RMSE for MLHS**

**RMSE for MC**

**RMSE for LHS**

**TABLE III**

RMSE Comparison for Different Sampling Techniques (in MHz)

<table>
<thead>
<tr>
<th>Samples</th>
<th>MC</th>
<th>LHS</th>
<th>MLHS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$\mu$</td>
<td>$\sigma$</td>
<td>$\mu$</td>
</tr>
<tr>
<td>25</td>
<td>57.5</td>
<td>42.9</td>
<td>35.6</td>
</tr>
<tr>
<td>50</td>
<td>24.0</td>
<td>12.9</td>
<td>35.2</td>
</tr>
<tr>
<td>100</td>
<td>22.1</td>
<td>9.79</td>
<td>20.0</td>
</tr>
<tr>
<td>200</td>
<td>15.9</td>
<td>7.39</td>
<td>14.9</td>
</tr>
<tr>
<td>1000</td>
<td>14.1</td>
<td>7.21</td>
<td>11.7</td>
</tr>
<tr>
<td>5000</td>
<td>8.20</td>
<td>5.62</td>
<td>12.0</td>
</tr>
</tbody>
</table>
Conclusions

- A design flow for metamodeling is proposed
- A 45nm ring oscillator was subjected to the proposed design flow
- Uniform sampling techniques has better performance than DoE or than randomized.
- Designers should choose LHS or MLHS over MC but the trend in typical design environments is the opposite.
Future Research

- Our future research will include the optimization techniques part of the proposed design flow. We will conduct thorough study by using metamodel optimization for higher amount of variables by the example of a more complex nano-CMOS circuit.
Thank you !!!