Simscape® based Ultra-Fast Design Exploration of Graphene Nanoelectronic Systems

S. Joshi¹, E. Kougianos² and S. P. Mohanty³
NanoSystem Design Laboratory (NSDL, http://nsdl.cse.unt.edu)
University of North Texas, Denton, TX 76203, USA.¹,²,³
Email: shitaljoshi@my.unt.edu¹, eliask@unt.edu² and saraju.mohanty@unt.edu³

Presented By
Shital Joshi
Table of contents

- Introduction and motivation
- Novel contributions of this paper
- Simscape® Modeling of a Graphene FET
- Graphene FET: Structure
- GFET based Low-Noise Amplifier (LNA) circuit design
  - Simscape® modeling of the LNA
- Conclusion and Directions for future research
- References
Introduction and Motivation

Demand driven industry

Consumer requirements → Designer actions

Smaller, cheaper and low power consuming devices

Solutions:
- Analog Mixed Signal-System on Chip (AMS-SoC)
- Graphene based technologies
Two Solutions:

1. AMS-SoC
   - Analog, Digital and RF components within a single chip for miniaturization and low power.
   - Extensive simulation for accuracy (analog domain simulation: very complex, time consuming)
   - Suitable simulation tools for faster and efficient testing and implementation

2. Graphene based Technologies
   - Silicon reaching its fundamental limits beyond 10nm
   - Graphene still in experimental stage

WHY

PROBLEM

INDUSTRIAL REQUIREMENTS
Drawbacks associated with SPICE simulation:

- Heavy computational needs → Prolong design time + Increase non-recurrent design cost
- Need of fab data or TCAD simulations → Not always available for new or emerging technologies,
- Limited design optimization support
Simscape® based design flow offers distinct advantages over conventional SPICE:
- No need of fab data → Good platform to model emerging technologies
- Fast and easy optimization at system level.
Novel Contributions

1. A non-EDA (Simscape®) based ultra-fast design flow is explored.
2. Modeling of GFETs using Simscape®.
3. Modeling of a GFET based LNA using the Simscape® graphical environment.
5. Characterization of GFET based case study circuit (LNA) and comparison with Verilog-A based designs.
Graphene FET

(a) Back-gated graphene transistor

(b) Dual-gate graphene transistor

(c) Epitaxial graphene from SiC and transistor structure

- Semi-metallic nature $\Rightarrow \frac{\rho_{\text{ON}}}{\rho_{\text{OFF}}} \sim 6 \Rightarrow \frac{I_{\text{ON}}}{I_{\text{OFF}}} < 10$ at room temperature
- Attractive for high-speed analog electronics, where transistor current gain is more important than $\frac{I_{\text{ON}}}{I_{\text{OFF}}}$
- Transistors having cut-off frequencies as high as 350 GHz
How graphene can address future devices?

(a) Lightweight
(b) Flexible
(c) Strong
(d) Faster and High packing density
(e) Transparent

All this with little change in current processing techniques!
Simscape® Modeling of GFET

- Two ways to build custom Simscape® models:

(i) Graphical method using fundamental Simulink®/Simscape® blocks

- Hard to build: may not be precise, interfacing problem linking different domains together.
- Less robust: May not work for all models and for all application.
- Not reusable: May not be used for different applications.
(i) Textually with the Simscape® physical modeling language

- Simscape® physical modeling language based on physical network approach.
  - Offers better portability and is easier to maintain
    - Does not depend on the location of the input in the system.
    - Can handle algebraic constraints easily.
    - Easier modeling in multiple domains.
  - Makes hierarchical modeling and simulation of complex system easier as well.
Graphene FET: Structure

For a negative $V_{bs}$, the source/drain region is P-type mobility $= 700 \text{ cm}^2/\text{V s}$, $R_s = 800$, and $E_c = 4.5 \text{ kV/cm}$.

Top-gate voltages of 0 V, -1.5 V, -1.9 V and -3 V were used and $V_{ds}$ is varied from 0 to -3 V.

For positive $V_{bs}$, the source/drain region is n-type mobility $= 1200 \text{ cm}^2/\text{V s}$, $R_s = 1500$, and $E_c = 15 \text{ kV/cm}$.

Top-gate voltages of -0.8 V, -1.3V, -1.8 V, -2.3 V, and -2.8 V were used and $V_{ds}$ is varied from 0 to -3 V.

The device parameters were selected are based on published results [5].

Fig. 1. Dual-gate GFET cross-section
Simscape® based Graphene Device Simulation

Simscape® Language (.ssc file)

Build the library

>>ssc_build

Simulink®

COMPONENT MODEL

Declaration Section
- Nodes: electrical
- Inputs, Outputs
- Variables (through, across and internal)
- Parameters

Setup
- Parameter Checking
- Define relationship between component variable and nodes
- Initial Condition
- Derived Parameters

Equation
- Algebraic, discontinuous, differential

Parameters
- $R_s = \{800, \text{ 'Ohm'}\}$
- $\mu = \{700, \text{cm}^{-2}\text{s/V}^{-1}\}$
- $E_c = \{4.5e5, \text{V/m}\}$
- $H_{sub} = \{285.0e-9, \text{m}\}$
- $t_{ox} = \{15e-9, \text{m}\}$
- $L = \{1e-6, \text{m}\}$
- $W = \{2.1e-6, \text{m}\}$
- $n_{top} = \{2.1209e16, \text{cm}^{-3}\}$
- $V_{gs0} = \{1.45, \text{V}\}$
- $V_{bs0} = \{2.7, \text{V}\}$
- \ldots

Variables
- $V_{ds} = \{1, \text{V}\}$
- $I_{ds} = \{1, \text{A}\}$
- $V_{gs} = \{1, \text{V}\}$
- $V_{bs} = \{1, \text{V}\}$
- $C_{top} = \{1, \text{F/cm}^2\}$
- $C_{back} = \{1, \text{F/cm}^2\}$
- $V_o = \{1, \text{V}\}$
- $V_{g0} = \{1, \text{V}\}$
- $V_c = \{1, \text{V}\}$
- $R_c = \{1, \text{Ohm}\}$
- $\Gamma = \{1, \text{'1'}\}$
- $V_{dsat} = \{1, \text{V}\}$
- $I_o = \{1, \text{A}\}$
- \ldots

A green light to greatness.

07/09/15
Case 1: For negative $V_{bs}$

Fig. 2. I-V Characteristics of continuous and discrete values of $V_{gs}$ for P-type GFET
Case 2: For positive $V_{bs}$

Fig. 3. I-V Characteristics of continuous and discrete values of $V_{gs}$ for N-type GFET
Comparison with Results from VHDL-AMS[Umoh, 2011]

The result obtained from Simscape® is identical:

- For a top-gate voltage of 0 V, -1.5 V, -1.9 V and -3 V and a back gate voltage (Vbs) = -4.0 V, the drain current decreased with increase in the Vds and decrease in the top gate voltage.

- For a top-gate voltage of -0.8 V, -1.3 V, -1.8 V, -2.3 V and -2.8 V and a back gate voltage (Vbs) = +4.0 V, the drain current decreased with decrease in the top gate voltage.

GFET based LNA Circuit Design

- **High gain**: better processing of signal for subsequent circuit stages and low noise
- **Low NF**: better reception of signal
- **Non-linearity**: Avoids blocking and intermodulation problems
- **Impedance matching**: Maximizes power transfer and minimizes reflection

Note:
- Both gain and NF vary with the operating frequency
- Trade-off between gain and NF

Fig. 4. Schematic of a GFET based LNA circuit
Simscape® modeling of the LNA

Key Points:

- Solver configuration is needed
- Simulink-PS and PS-Simulink converter needed (for Simulink® Simscape® block connection)

Fig. 5. Simscape® Experimental Setup for LNA modeling
Simscape® modeling of the LNA

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W_1$</td>
<td>20 nm</td>
<td>30 nm</td>
</tr>
<tr>
<td>$W_2$</td>
<td>10 nm</td>
<td>15 nm</td>
</tr>
<tr>
<td>Gain (G)</td>
<td>14.54 dB</td>
<td>15.41 dB</td>
</tr>
<tr>
<td>Bandwidth ($f_T$)</td>
<td>3.12 GHz</td>
<td>3.12 GHz</td>
</tr>
<tr>
<td>Power ($P_{LNA}$)</td>
<td>23.8 mW</td>
<td>27.2 mW</td>
</tr>
</tbody>
</table>

Table 1. GFET based LNA FoMs

Note: $T_{ox} = 1$ nm  
$H_{sub} = 2.85$ nm  
$L = 50$ nm
Simulation Results

Fig. 6. Gain (G) vs $E_g$ for different loads ($R_L$)

Fig. 7. $E_g$ vs $R_L$ at constant $G = 15.75$ dB
Continued...

Fig. 8. Simulated frequency characteristic of GFET based LNA
Comparison with Results from [Das, 2011]

- The result in Fig. 6 shows the inverse relationship between the band-gap and gain as given in [Das, 2011].

- Similar result is obtained in Fig. 7 for bandwidth vs load resistance at a constant gain $G = 15.75\text{ dB}$.

Conclusions and Directions for Future Research

• Results show that Simscape® based models can be a substitute for EDA based models for exploratory design.

• As a future research, additional functionality for noise, transfer function and non-linear RF analyses such as periodic and quasi-periodic steady state can be incorporated within the Simscape® model.

• Particle swarm-based optimization (PSO) algorithms such as artificial bee colony and ant colony optimization for GFET based circuits will be explored within MATLAB® /Simscape®.
References


Continued...


Thank you !!!