I. INTRODUCTION AND MOTIVATION

The fluctuation of device characteristics caused by process variation has considerably increased in the nanoscale regime. Process variations can be classified into inter-die and intra-die [1]. Inter-die variation, which comes from lot-to-lot, wafer-to-wafer, and within wafer, affects every device on a single chip equally. Intra-die variation refers to device characteristics such as device geometry change, dopant density change, threshold voltage, gate-oxide thickness and circuit timing change that vary from device to device within the same die. Capturing and modeling the intra-die process variation becomes essential to device and interconnect extraction tools for accurate timing and power analysis. The circuit’s parasitics also cause degradation in performance. In other words, parasitics along with process variation can lead to severe degradation in circuit performance. The design cycle must include process variations along with parasitics to produce variation-tolerant circuits.

When RFIC components are designed assuming ideal components, it is observed that parasitics have serious degrading effects at high frequencies. The only way to overcome these effects is to consider parasitics as an integral part of the circuit. This motivates the essential need for parasitic-aware design and optimization. If parasitics have an acute effect on the design, as in a VCO, an early layout needs to be created so that the parasitics can be extracted and their effect estimated. Without that early layout-parasitic information, designers rely mostly on experience. If a design is understood well enough to know the sensitive nodes, dummy elements can be placed on those nodes to mimic the effect that real parasitics will have. This process is tedious and error-prone. Therefore a methodology is required which can achieve the required performance while accounting for the parasitics.

The aim of this paper is to present a design methodology accounting for parasitics and process variation of general RFIC components, using a VCO as a case study. The oscillation frequency of VCOs is one of the most critical performance parameters and hence considered as the optimization objective.

Different oscillator topologies have been examined in [2]. The authors in [3] have studied high performance designs of parasitic and process variations has been considered.

II. THE PROPOSED NOVEL RFIC DESIGN FLOW

The logical design of a 90nm nano-CMOS VCO has been done and its frequency-voltage characteristics are recorded. The physical design of this VCO follows and its frequency-voltage characteristics are recorded. Due to parasitics, the frequency-voltage characteristics of the physical design show a large discrepancy compared to the logical design (Fig. 1). Monte Carlo simulations on the parasitic extracted netlist of the VCO determines the effect of process variations on its oscillation frequency. The bottom-most curve in Fig. 1 shows further increase in the discrepancy between the logical and physical design.

In a standard RFIC design flow, multiple iterations between the front-end circuit design and back-end layout are required to achieve parasitic closure. Such a manual approach requires X number of iterations, where X is a natural number. To have a process-variation robust design accounting for parasitics, we propose a “new parasitic and process-variation aware RFIC design flow” shown in Fig. 2. The goal of the proposed design flow is to reduce the number of manual iterations to 1, by performing the X number of iterations on a parasitic parameterized netlist instead of the layout. The parasitic-parameterized netlist refers to the netlist derived from the
initial physical design and then parameterized for optimization in X automatic iterations. The final physical design is done using the parameters obtained from the netlist optimized for a worst case process variation. This constitutes 1 iteration. Hence, the novel flow reduces the X number of manual iterations required for parasitic closure, to 1 manual iteration. This flow ensures that the final physical design is not only resistant to parasitic effects, but also process-variation tolerant.

This is a novel methodology for the physical design of Nano-CMOS RF components to meet required design specifications. In this procedure, a 1 iteration approach is followed, in which the layout has to be done manually only twice. Once before the optimization, and once, with minor modifications, after the optimization. The fully extracted physical design consisting of resistors (R), capacitors (C), inductors (L), and mutual inductors (K) is optimized to meet the target specification.

III. VCO Case Study

A. Logical Design of the VCO

We consider the current starved type of VCO, as other designs require large resistors and capacitors consuming large silicon area. The circuit consists of two input stage transistors with high impedance, an odd numbered chain of inverters along with two current source transistors per inverter, which limit (starve) the current flow to the inverter [9].

For determination of the oscillation frequency, we calculate the total capacitance \( C_{TOT} \) on the drain of the inverter [10]:

\[
C_{TOT} = C_{out} + C_{in} = \left( \frac{5}{2} \right) \times C_{ox} \times (W_pL_p + W_nL_n),
\]

where \( C_{ox} \) is the gate oxide capacitance per unit area, \( W_n \) and \( W_p \) are the widths and \( L_n \) and \( L_p \) are the lengths of the inverter NMOS and PMOS transistors, respectively. The gate oxide capacitance per unit area \( C_{ox} \) is calculated as \( (\epsilon_{ox}/T_{ox}) \) with gate-oxide thickness \( T_{ox} \). The total time required to charge and discharge the capacitance of an inverter stage is:

\[
T = C_{TOT} \times \left( \frac{V_{DD}}{I_D} \right).
\]

The operating frequency of the VCO can be determined using this simple capacitance charging estimate [10]:

\[
f_0 = \left( \frac{1}{N \times T} \right) = \left( \frac{I_D}{N \times C_{TOT} \times V_{DD}} \right),
\]

where \( V_{DD} \) is the supply voltage, \( I_D \) is the current flowing through the inverter, and \( N \) is the odd number of inverters in the VCO circuit. Hence, the oscillation frequency is determined by the number of inverters, size of the transistors in the circuit, and the current flowing through the inverter (\( I_D \)), which is determined by the input voltage to the VCO.

The oscillation frequency is the functional specification for the design. The target oscillation frequency is kept at \( 2GHz \) for this design. To meet high frequency requirements and an area optimal design, the number of stages (\( N \)) is fixed to 13. Minimum sized transistors have been used to design the inverters. The length is kept constant for all devices. Hence, the drawn lengths and widths are \( L_n = L_p = 100nm \), \( W_n = 250nm \) and \( W_p = 2 \times W_n = 500nm \). Choosing minimum width transistors also ensures an area optimal design. \( C_{TOT} \) is calculated using these values. The \( I_D \) requirement is calculated for the desired \( f_0 \) and the current starved NMOS and PMOS devices are sized to provide this required \( I_D \). Thus, we obtained \( L_{ncs} = L_{pcs} = 100nm \), and \( W_{ncs} = 500nm \) and \( W_{pcs} = 10 \times W_{ncs} = 5\mu m \), where \( W_{ncs} \) and \( W_{pcs} \) are the widths and \( L_{ncs} \) and \( L_{pcs} \) are the lengths of the current-starved NMOS and PMOS transistors.
respectively. The minimum sizes of transistors needed for successful operation are obtained using Eqns. (1) - (3).

B. Performance Optimization of the VCO

1) Variability Analysis: The oscillation frequency shows strong dependence on $V_{DD}$, threshold voltage of the CMOS $V_T$ (as $I_D$ depends on $V_T$), and gate oxide thickness $T_OX$. Hence any variation in these process ($V_T$, $T_OX$) parameters and supply ($V_{DD}$), would lead to a degradation in the oscillation frequency.

For the VCO, the parameters identified for variation are: supply voltage ($V_{DD}$), threshold voltage of NMOS transistors ($V_{T_{NMOS}}$), threshold voltage of PMOS transistors ($V_{T_{PMOS}}$), gate-oxide thickness of NMOS transistors ($T_{OX_{NMOS}}$), and gate-oxide thickness of PMOS transistors ($T_{OX_{PMOS}}$). Statistical variations in the device parameters, each assumed to be Gaussian (with a mean $\mu$ as nominal technology-driven value and a standard deviation $\sigma$ as 10%), are explicitly taken into account by using Monte Carlo simulations. The effects on $f_0$ are observed for 5 cases: (a) only $V_{DD}$ variation, (b) only $V_{T_{NMOS}}$ variation, (c) only $V_{T_{PMOS}}$ variation, (d) simultaneous $T_{OX_{NMOS}}$ and $T_{OX_{PMOS}}$ variation, and (e) simultaneous $V_{DD}$, $V_{T_{NMOS}}$, $V_{T_{PMOS}}$, $T_{OX_{NMOS}}$ and $T_{OX_{PMOS}}$ variation.

For cases (a)-(c), Gaussian statistical distributions with standard deviation $\sigma = 10\%$ of the mean are considered for the parameters. 100 Monte-carlo runs are performed per experiment. In each case, the oscillation frequency followed a Gaussian distribution as shown in Fig. 4(a), 4(b), and 4(c). For case (d), we have considered simultaneous variation of $T_{OX_{NMOS}}$ and $T_{OX_{PMOS}}$ with a correlation coefficient of 0.9 and a Gaussian distribution for both with $\sigma = 10\%$. This is due to the fact that in a typical CMOS process, the gate oxides of NMOS and PMOS transistors are grown together [10]. 100 Monte Carlo runs are considered and the oscillation frequency follows a Gaussian distribution as shown in Fig. 4(d). For case (e), a total of 1000 Monte Carlo runs are considered for simultaneous variation of all 5 parameters with $\sigma = 10\%$. The resulting Gaussian distribution of $f_0$ is shown in Fig. 4(e). The value of mean $\mu$ and standard deviation $\sigma$ of the oscillation frequency for all 5 cases has been presented in Table I. It can be seen that $f_0$ shows greater dependence on $V_{DD}$ and $V_{T_{NMOS}}$ (value of $\sigma$ is greater), as compared to $V_{T_{PMOS}}$, $T_{OX_{NMOS}}$ and $T_{OX_{PMOS}}$.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Mean ($\mu$)</th>
<th>Standard Deviation ($\sigma$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DD}$</td>
<td>1.54GHz</td>
<td>77.9MHz</td>
</tr>
<tr>
<td>$V_{T_{NMOS}}$</td>
<td>1.54GHz</td>
<td>68.2MHz</td>
</tr>
<tr>
<td>$V_{T_{PMOS}}$</td>
<td>1.54GHz</td>
<td>19.7MHz</td>
</tr>
<tr>
<td>$T_{OX_{NMOS}}$</td>
<td>1.56GHz</td>
<td>20.5MHz</td>
</tr>
<tr>
<td>$T_{OX_{PMOS}}$</td>
<td>1.56GHz</td>
<td>20.5MHz</td>
</tr>
<tr>
<td>The 5 parameters together</td>
<td>1.54GHz</td>
<td>103.5MHz</td>
</tr>
</tbody>
</table>

The initial values of various attributes are: (i) Target oscillation frequency $f_0 = 2GHz$. (ii) Logical design oscillation frequency $f_{0,\text{logical}} = 1.95GHz$. (iii) Physical design oscillation frequency $f_{0,\text{physical} - \text{nominal}} = 1.56GHz$. (iv) Physical design oscillation frequency in a worst case process variation environment $f_{0,\text{physical} - \text{variations}} = 1.13GHz$.

The objective is to achieve an oscillation frequency of 2GHz with a minimum number of layout iterations. The parasitic parameterized netlist generated from the first layout step is subjected to conjugate gradient optimization [11] where the design variables are varied to achieve the required oscillation frequency in a worst case process variation scenario. The design variables are the constraints for the methodology. The design variables used for optimization are: (i) Widths of NMOS devices in the inverter ($W_n$). (ii) Widths of PMOS devices in the inverter ($W_p$). (iii) Widths of NMOS devices in the current-starved circuitry ($W_{nCS}$). (iv) Widths of PMOS devices in the current-starved circuitry ($W_{pCS}$). (v) Lengths of all devices ($L_n = L_p = L_{nCS} = L_{pCS} = L$).

The final-optimal values obtained for the design variables are recorded in Table III. The physical design of the VCO is then realized using these parameter values, and the following results are obtained: (i) Target oscillation frequency $f_0 = 2GHz$. (ii) Logical design oscillation frequency $f_{0,\text{logical}} = 1.95GHz$. (iii) Parasitic and process-variation aware physical design oscillation frequency in a nominal case process environment $f_{0,\text{physical} - \text{nominal}} = 2.54GHz$. (iv) Parasitic and process-variation aware physical design oscillation frequency in a worst case process variation environment $f_{0,\text{physical} - \text{variations}} = 1.91GHz$. Fig. 5 shows the frequency-voltage transfer curves for the logical and physical designs.
after parasitic and process variation aware optimization.

### TABLE III

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Varied from</th>
<th>Varied to</th>
<th>Optimal values</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W_n$</td>
<td>200nm</td>
<td>500nm</td>
<td>415nm</td>
</tr>
<tr>
<td>$W_p$</td>
<td>400nm</td>
<td>1µm</td>
<td>665nm</td>
</tr>
<tr>
<td>$W_{nca}$</td>
<td>1µm</td>
<td>5µm</td>
<td>4µm</td>
</tr>
<tr>
<td>$W_{pca}$</td>
<td>6µm</td>
<td>20µm</td>
<td>19µm</td>
</tr>
<tr>
<td>$L$</td>
<td>100nm</td>
<td>110nm</td>
<td>100nm</td>
</tr>
</tbody>
</table>

Fig. 5. Frequency-voltage transfer characteristics of the VCO optimized for design flow accounting for parasitics and process variation.

3) **Physical Design of the Optimal VCO:** The physical design of the VCO is performed using a generic 90nm Salicide 1.2V/2.5V 1 Poly 9 Metal process. The final layout for the VCO is shown in Fig. 6. Multi-fingered transistors are used to minimize the area overhead. The performance summary of the VCO is given in Table IV.

![Final layout of the VCO optimized using new design flow.](image)

**IV. CONCLUSIONS AND FUTURE WORKS**

A high frequency current-starved VCO has been used as a case study for parasitic and variation aware RFIC design flow. The degradation of the oscillation frequency due to parasitic and process variation effects has been narrowed down from 43.5% to 4.5% in only one iteration of the physical design. This work may be extended for optimization of other attributes, like response linearity and phase noise. The work presented here will be beneficial for statistically robust analog design, with minimal physical redesign, thus reducing time-to-market, essential in this highly competitive age.

### REFERENCES