Website of Prof. Saraju P. Mohanty

© Copyright Notice: The contributing authors include the documents contained in these directories/web pages as a means to ensure timely dissemination of scholarly and technical work on a non-commercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Publications -- 2005:

S. P. Mohanty, N. Ranganathan, and R. K. Namballa, "A VLSI Architecture for Visible Watermarking in a Secure Still Digital Camera (S²DC) Design", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), Vol. 13, No. 8, August 2005, pp. 1002-1012.
S. P. Mohanty and N. Ranganathan, "Simultaneous Peak and Average Power Minimization during Datapath Scheduling", IEEE Transactions on Circuits and Systems Part I (TCAS-I), Vol. 52, No. 6, June 2005, pp. 1157-1165 (Nominated for Guillemin-Cauer Best Paper Award 2006 and Darlington Award 2007).
S. P. Mohanty and N. Ranganathan, "Energy Efficient Datapath Scheduling using Multiple Voltages and Dynamic Clocking", ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 10, No. 2, April 2005, pp. 330-353.
V. Mukherjee, S. P. Mohanty, and E. Kougianos, "A Dual Dielectric Approach for Performance Aware Gate Tunneling Reduction in Combinational Circuits", in Proceedings of the 23rd IEEE International Conference on Computer Design (ICCD), pp. 431-436, 2005 (blind review, 101 papers accepted out of 313 submissions, acceptance rate - 32%).
S. P. Mohanty, N. Ranganathan, and K. Balakrishnan, "Design of a Low Power Image Watermarking Encoder using Dual Voltage and Frequency", in Proceedings of the 18th International Conference on VLSI Design (VLSID), pp. 153-158, 2005 (blind review, 97 regular papers accepted out of 352 submissions, acceptance rate - 28%).
S. P. Mohanty, V. Mukherjee, and R. Velagapudi, "Analytical Modeling and Reduction of Direct Tunneling Current during Behavioral Synthesis of Nanometer CMOS Circuits", in Proceedings of the 14th ACM/IEEE International Workshop on Logic and Synthesis (IWLS), 2005, pp. 249-256.
S. P. Mohanty, R. Velagapudi, V. Mukherjee, and H. Li, "Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits", in Proceedings of the IEEE CS Annual Symposium on VLSI (ISVLSI), pp. 248-249, 2005 (37 regular papers and 31 poster papers accepted out of 126 submissions, acceptance rate - 53.9%).