

Lecture 5: MOS Theory

CSCI 5330
Digital CMOS VLSI Design

Instructor: Saraju P. Mohanty, Ph. D.

NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages, and other sources for academic purpose only. The instructor does not claim any originality.



Outline of the Lecture

- MOS modes of operation
- MOS regions of operation
- Ideal I-V Characteristics
- C-V Characteristics
- Non-ideal I-V Effects
- DC Transfer Characteristics



Some Facts about MOS Transistor

- MOS is a majority carrier device in which the current in a conducting channel between source and drain is controlled by voltage applied to the gate.
- Majority carriers: NMOS-electron and PMOS-hole
- When ON, the MOS transistor passes a finite amount of current in channel.
  - Depends on terminal voltages
  - Derive current-voltage (I-V) relationships
- Transistor's gate, source, drain have capacitance





MOS Modes of Operation

- Gate and body form MOS capacitor
- Three operating modes
  - Accumulation
  - Depletion
  - Inversion



MOS Modes of Operation : Accumulation



- When a negative voltage is applied to gate, there is negative charge on the gate.
- The mobile positive charges are attracted to the region below the gate.

MOS Modes of Operation : Depletion



- A low positive voltage at the gate results in some positive charge on the gate.
- The holes in the body are repelled from the region below the gate; thus forming a depletion region.

MOS Modes of Operation : Inversion



- A higher positive potential (more than threshold voltage) attracts more positive charge to the gate.
- The holes in the body are repelled further and small number of electrons in the body are attracted to the region below the gate.
- This conductive electrons form inversion layer.

MOS regions of operation

- Operations depends on V_g, V_d, V_s
  - $V_{gs} = V_g - V_s$
  - $V_{gd} = V_g - V_d$
  - $V_{ds} = V_d - V_s = V_{gs} - V_{gd}$



- Source and drain are symmetric diffusion terminals
  - By convention, source is terminal at lower voltage
  - Hence $V_{ds} \geq 0$
- nMOS body is grounded.
- Three regions of operation
  - Cutoff
  - Linear
  - Saturation

NMOS regions of operation : Cutoff



- Gate to source voltage (V_{gs}) is less than threshold voltage (V_T)
- Source and drain have free electrons.
- Body has free holes, but no free holes.
- No channel
- $I_{ds} = 0$

NMOS regions of operation : Linear



- When, $V_{gs} > V_T$, $V_{gd} = V_{gs}$ and $V_{ds} = 0$
- Inversion region of electrons form a channel
- Since $V_{ds} = 0$, there is no electric field to push current from drain to source.
- Number of carriers and conductivity can increase with the gate voltage, and I_{ds} can increase with V_{ds}

NMOS regions of operation : Linear …



- When $V_{gs}>V_T$, $V_{gs}>V_{gd}>V_T$, and $0< V_{ds}< V_{gs}-V_T$
- Since $V_{ds}> 0$, there is electric field to push current from drain to source.
- Current flows from d to s (i.e. e^- from s to d)
- Drain-to-source current I_{ds} increases with V_{ds}
- Linear mode of operation is also known as resistive and nonsaturated or unsaturated.

NMOS regions of operation : Saturation



- When $V_{gs}>V_T$, $V_{gd}<V_T$, and $V_{ds}> V_{gs}-V_T$
- Channel is not inverted near drain and becomes pinched off
- There is still conduction due to drifting motion of the electron
- I_{ds} independent of V_{ds} and depends on V_{gs} only.
- We say current saturates as current does not change much
- Similar to current source



I-V Characteristics

- Three regions of operation:
  - Cut-off
  - Linear
  - Saturation

- In Linear region, I_{ds} depends on
  - How much charge is in the channel?
  - How fast is the charge moving?

I-V Characteristics : Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
  - Gate – oxide – channel
- The charge in channel, $Q_{channel} = CV$
- $C = C_g = \varepsilon_{ox}WL/t_{ox} = C_{ox}WL$ (where, $C_{ox} = \varepsilon_{ox}/ t_{ox}$)
- $V = V_{gc} – V_T = (V_{gs} – V_{ds}/2) – V_T$
- Where, average gate to channel voltage $V_{gc} = (V_{gs} + V_{ds})/2 = (V_{gs} – V_{ds}/2)$







I-V Characteristics : Carrier velocity

- Charge is carried by e- (for NMOS)
- Carrier velocity *v* proportional to lateral electric field between source and drain
  - $v = \mu E$ (where, μ called mobility)
- Electric field between source-drain,
  - $E = V_{ds}/L$
- Time for carrier to cross channel:
  - $t = L / v$



I-V Characteristics : Linear

- Now we know
  - How much charge $Q_{channel}$ is in the channel
  - How much time *t* each carrier takes to cross
- The current between source-to-drain is the total amount charge in the channel divided by the time to cross channel.

$$I_{ds} = \frac{Q_{\text{channel}}}{t}$$

$$= \mu C_{\text{ox}} \frac{W}{L}\left(V_{gs} - V_t - V_{ds}/2\right)V_{ds} \qquad \beta = \mu C_{\text{ox}} \frac{W}{L}$$

$$= \beta\left(V_{gs} - V_t - V_{ds}/2\right)V_{ds}$$



I-V Characteristics : Saturation

- If $V_{gd} < V_t$, channel pinches off near drain
- The drain voltage at which current is no longer affected by it is known as drain saturation voltage.
  - When $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} = \beta\left(V_{gs} - V_t - V_{dsat}/2\right)V_{dsat}$$

$$= \frac{\beta}{2}\left(V_{gs} - V_t\right)^2$$



I-V Characteristics : Summary

- *Shockley* 1st order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t \quad \text{cutoff} \\ \beta\left(V_{gs} - V_t - V_{ds}/2\right)V_{ds} & V_{ds} < V_{dsat} \quad \text{linear} \\ \frac{\beta}{2}\left(V_{gs} - V_t\right)^2 & V_{ds} > V_{dsat} \quad \text{saturation} \end{cases}$$

- The current at which transistor is fully ON I_{dsat}:

$$I_{dsat} = \beta/2\ (V_{DD}-V_t)^2$$



I-V Characteristics : Example

- We will be using a 0.6 mm process for your project
  - tox = 100 Å
  - m = 350 cm2/V*s
  - Vt = 0.7 V
- Plot Ids vs. Vds
  - Vgs = 0, 1, 2, 3, 4, 5
  - Use W/L = 4/2 l



$$\beta = \mu C_{ox}\frac{W}{L} = (350)\left(\frac{3.9 \bullet 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}}\right)\left(\frac{W}{L}\right) = 120\frac{W}{L}\,\mu A/V^2$$



I-V Characteristics : PMOS

- All dopings and voltages are inverted for PMOS
- Mobility μ_p is determined by holes
  - Typically 2-3x lower than that of electrons μ_n
- Thus pMOS must be wider to provide same current
  - Typically, $\mu_n / \mu_p = 2$



I-V characteristics of ideal pMOS transistor



C-V Characteristics

- Any two conductors separated by an insulator have capacitance
- Gate to channel capacitor is very important
  - Creates channel charge necessary for operation
- Source and drain have capacitance to body
  - Across reverse-biased diodes
  - Called diffusion capacitance because it is associated with source/drain diffusion
- In general these capacitances are nonlinear and voltage dependent, but can be approximated as simple capacitors.

C-V Characteristics : Gate Capacitance

- Approximate gate capacitance as terminating at the source, thus $C_g = C_{gs}$.
- $C_{gs} = \varepsilon_{ox}WL/t_{ox} = C_{ox}WL = C_{permicron}W$
- $C_{permicron}$ is typically about 2 fF/μm





C-V Characteristics : Gate Capacitance

- Intrinsic capacitance:
  - $C_o = C_{ox}WL$
- The bottom plate of the capacitance depends on the mode of operation of MOS.

Approximation of intrinsic MOS gate capacitance			
Parameter	Cutoff	Linear	Saturation
C_{gb}	C_o	0	0
C_{gs}	0	$C_o / 2$	$2/3\ C_o$
C_{gd}	0	$C_o / 2$	0
$C_g = C_{gs} + C_{gd} + C_{gb}$	C_o	C_o	$2/3\ C_o$

C-V Characteristics : Diffusion Capacitance

- Source-to-body: C_{sb}
- Drain-to-body: C_{db}
- Undesirable, called *parasitic* capacitance; arises from reverse-biased pn-junction.
- Capacitance depends on area and perimeter
  - Use small diffusion nodes
  - Comparable to Cg
  - for contacted diff
  - ½ Cg for uncontacted
  - Varies with process



pMOS transistor



C-V Characteristics : Overlap Capacitance

- Gate overlaps the source and drain by a small amount in real device.
- These capacitances are proportional to the width of the transistor.



Overlap capacitance

C-V Characteristics : Gate Capacitance

- The effective gate capacitance varies with switching activity of the source and drain.
- The switching activity is dependent on the input data to the device.



Data-dependent gate capacitance



C-V Characteristics : Summary

- MOS is a four terminal device.
- Capacitance exists between each pair of terminals.
- Gate capacitance include both intrinsic and overlap components.
- The source and drain have parasitic diffusion capacitance to the body.



Capacitances of an MOS transistor



Non-ideal I-V Effects

- Two effects make the saturation current increase less quadractically than expected:
  - Velocity saturation
  - Mobility degradation
- Few more effects that impact the characteristics of MOS are:
  - Channel length modulation
  - Body effect
  - Subthreshold conduction
  - Junction leakage
  - Gate leakage (tunneling)
  - Operating temperature
  - Device geometry



Non-ideal I-V Effects : Vs Ideal



I-V Characteristic of Ideal NMOS



I-V Characteristic of Non-Ideal NMOS

Non-ideal I-V Effects : Study Region wise

- In OFF state i.e. subthreshold region, there is some current flow, which has exponential variation.

- In ON State:
  - Linear Region: Linear variation
  - Saturation Region: Approximately quadratic variation



Non-ideal I-V Effects : Velocity Saturation

- Two electric fields:
  - Lateral (V_{ds} / L)
  - Vertical (V_{gs} / t_{ox})
- When lateral electric field is very high carrier velocity does not increase linearly with it.
- High vertical field also scatters the carriers.
- In turn reduces the carrier mobility; effect is called mobility degradation.



Carrier velocity vs. electric field

Non-ideal I-V Effects : Velocity Saturation …

- Carrier saturation velocity, $v_{sat} = \mu E_{sat}$
- Typical Values:
  - For electron: 6-10 x 10^6 cm / s
  - For hole: 4-8 x 10^6 cm / s
- Alpha (α) – Power law model introduced a new parameter called velocity saturation index (α) to model it.



I-V characteristics for nMOS transistor with velocity saturation

Non-ideal I-V Effects: Channel Length Modulation

- The reverse biased p-n junction between the drain and body form a depletion region.
- The length of depletion region L_d increases with the drain to body voltage V_{db}.
- The depletion region shortens the channel length, $L_{eff} = L - L_d$.
- It is very important for short channel transistors.



Non-ideal I-V Effects : Body Effect

- The potential difference between source and body V_{sb} can affect the threshold voltage.
- It is modeled using surface potential and body effect coefficient, which in turn depend on the doping level.
- Sometimes intentionally body biased is used to decrease the subthreshold leakage.
- Results in increase in threshold as:

$$V_T = V_{T0} + \text{Change on } V_T$$

$$V_{th} = VFB + \Phi_s + \gamma\sqrt{\Phi_s - V_{bs}} = VTH0 + \gamma\left(\sqrt{\Phi_s - V_{bs}} - \sqrt{\Phi_s}\right)$$



Non-ideal I-V Effects : Subthrehold Conduction

- In OFF state, undesired leakage current flow.
- It contributes to power dissipation of idle circuits.
- Drain-Induced-Barrier-Lowering (DIBL) an prominent effect for short channel transistors also impacts subthreshold conduction by lowering V_T.
- This current increases as the V_T increases.
- It also increases as the temperature increases.
- If v_t is the thermal voltage and I_0 is the current at V_T then the subthreshold current is :

$$I_{ds} = I_0\left[1-\exp\left(-\frac{V_{ds}}{v_t}\right)\right]\cdot\exp\left(\frac{V_{gs}-V_{th}-V_{off}'}{nv_t}\right)$$

Non-ideal I-V Effects : Junction Leakage

- The pn junctions between diffusion, substrate and well are all junction diodes.
- These are revered biased as substrate is connected to GND and well connected to V_{dd}.
- However, reversed biased diode also conduct small amount of current.



Reverse-biased diodes in CMOS circuits

Non-ideal I-V Effects : Tunneling

- There is a finite probability for carrier being pass through the gate oxide.
- This results in tunneling current thorough the gate oxide.
- The effect is predominate for lower oxide thickness.
- Substituting gate oxide with other dielectric with high-K is as an alternative.



Gate current components



Gate leakage current

Non-ideal I-V Effects : Temperature

- Carrier mobility decreases with temperature.
- The magnitude of threshold voltage is linear with the increase in temperature.
- The junction leakage increases with temperature.
- In summary: ON state current decreases and OFF state increases with temperature.
- Thus circuit performance is improved by cooling, hence heat sink, radiators, cooling fans !!



I–V characteristics of nMOS transistor in saturation at various temperatures



I_{dsat} vs. temperature



Non-ideal I-V Effects : Geometry

- Width and length for each device should be appropriately chosen for current matching.
- The actual dimension of the device may differ due to several reasons:
  - Manufactures using mask of wrong dimension
  - More lateral diffusion of source and drain
- NOTE: Combination of threshold, effective channel length, channel length modulation, etc reduces the current carrying capacity by half.



DC Response

- DC Response: V_{out} vs. V_{in} for a logic gate
- Example : Inverter
  - When $V_{in} = 0$ -> $V_{out} = V_{DD}$
  - When $V_{in} = V_{DD}$ -> $V_{out} = 0$
  - In between, V_{out} depends on transistor size and current
  - By KCL, must settle such that $I_{dsn} = |I_{dsp}|$
  - We could solve equations
  - But graphical solution gives more insight





Transistor Operation

- Current depends on region of transistor behavior
- For what V_{in} and V_{out} are nMOS and pMOS in
  - Cutoff?
  - Linear?
  - Saturation?

DC Response : NMOS Operation

Cutoff	Linear	Saturated
$V_{gsn} < V_{tn}$	$V_{gsn} > V_{tn}$	$V_{gsn} > V_{tn}$
$V_{in} < V_{tn}$	$V_{in} > V_{tn}$	$V_{in} > V_{tn}$
	$V_{dsn} < V_{gsn} - V_{tn}$	$V_{dsn} > V_{gsn} - V_{tn}$
	$V_{out} < V_{in} - V_{tn}$	$V_{out} > V_{in} - V_{tn}$

$V_{gsn} = V_{in}$

$V_{dsn} = V_{out}$



DC Response : PMOS Operation

Cutoff	Linear	Saturated
$V_{gsp} > V_{tp}$ $V_{in} > V_{DD} + V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{DD} + V_{tp}$ $V_{dsp} > V_{gsp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{DD} + V_{tp}$ $V_{dsp} < V_{gsp} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$

$V_{gsp} = V_{in} - V_{DD}$

$V_{dsp} = V_{out} - V_{DD}$

$V_{tp} < 0$



DC Response : I-V Characteristics

- PMOS is wider than NMOS such that $\beta_n = \beta_p$



DC Response : Current Vs V_{out}, V_{in}



DC Response : Load Line Analysis

- For a given V_{in}:
  - Plot I_{dsn}, I_{dsp} vs. V_{out}
  - V_{out} must be where |currents| are equal in



DC Response : Load Line Analysis

- $V_{in} = 0$



DC Response : Load Line Analysis

- $V_{in} = 0.2V_{DD}$



DC Response : Load Line Analysis

- $V_{in} = 0.4V_{DD}$



DC Response : Load Line Analysis

- $V_{in} = 0.6V_{DD}$



DC Response : Load Line Analysis

- $V_{in} = 0.8V_{DD}$



DC Response : Load Line Analysis

- $V_{in} = V_{DD}$



DC Response : Load Line Summary



DC Response : DC Transfer Curve

- Transcribe points onto V_{in} vs. V_{out} plot





DC Response : Operating Regions

- Revisit transistor operating regions

Region	nMOS	pMOS
A	Cutoff	Linear
B	Saturation	Linear
C	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff





DC Response : Beta Ratio

- If β_p / β_n ≠ 1, switching point will move from $V_{DD}/2$
- Called *skewed* gate
- Other gates: collapse into equivalent inverter





DC Response : Noise Margins

- How much noise can a gate input see before it does not recognize the input?



DC Response : Logic Levels

- To maximize noise margins, select logic levels at
  - unity gain point of DC transfer characteristic





DC Response : Pass Transistors

- We have assumed source is grounded
- What if source > 0?
  - e.g. pass transistor passing V_{DD}
- $V_g = V_{DD}$
  - If $V_s > V_{DD}-V_t$, $V_{gs} < V_t$
  - Hence transistor would turn itself off



- nMOS pass transistors pull no higher than $V_{DD}-V_{tn}$
  - Called a degraded "1"
  - Approach degraded value slowly (low I_{ds})
- pMOS pass transistors pull no lower than V_{tp}

DC Response : Pass Transistor Circuit