


Lecture 3: Arithmetic for Computers

CSCE5610 Computer System Architecture
CSCE4610 Computer Architecture



Instructor: Saraju P. Mohanty, Ph. D.

NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages, and other sources for academic purpose only. The instructor does not claim any originality.




Arithmetic

- Where we've been:
 - Performance (seconds, cycles, instructions)
 - Abstractions:
 - Instruction Set Architecture
 - Assembly Language and Machine Language
- What's up ahead:
 - Implementing the Architecture



Numbers


- Bits are just bits (no inherent meaning)
 - conventions define relationship between bits and numbers
- Binary numbers (base 2)
0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
decimal: $0 \dots 2^n - 1$
- Of course it gets more complicated:
 - numbers are finite (overflow)
 - fractions and real numbers
 - negative numbers
 - e.g., no MIPS subi instruction; addi can add a negative number
- How do we represent negative numbers?
i.e., which bit patterns will represent which numbers?



Possible Representations

- | Sign
Magnitude | One's
Complement | Two's
Complement |
|-------------------|---------------------|---------------------|
| 000 = +0 | 000 = +0 | 000 = +0 |
| 001 = +1 | 001 = +1 | 001 = +1 |
| 010 = +2 | 010 = +2 | 010 = +2 |
| 011 = +3 | 011 = +3 | 011 = +3 |
| 100 = -0 | 100 = -3 | 100 = -4 |
| 101 = -1 | 101 = -2 | 101 = -3 |
| 110 = -2 | 110 = -1 | 110 = -2 |
| 111 = -3 | 111 = -0 | 111 = -1 |

- Issues: balance, number of zeros, ease of operations
- Which one is best? Why?



MIPS

- 32 bit signed numbers:

0000 0000 0000 0000 0000 0000 0000 0000_{two} = 0_{ten}

0000 0000 0000 0000 0000 0000 0000 0001_{two} = + 1_{ten}

0000 0000 0000 0000 0000 0000 0000 0010_{two} = + 2_{ten}

...

0111 1111 1111 1111 1111 1111 1111 1110_{two} = + 2,147,483,646_{ten} *maxint*

0111 1111 1111 1111 1111 1111 1111 1111_{two} = + 2,147,483,647_{ten}

1000 0000 0000 0000 0000 0000 0000 0000_{two} = - 2,147,483,648_{ten} *minint*

1000 0000 0000 0000 0000 0000 0000 0001_{two} = - 2,147,483,647_{ten}

1000 0000 0000 0000 0000 0000 0000 0010_{two} = - 2,147,483,646_{ten}

...

1111 1111 1111 1111 1111 1111 1111 1101_{two} = - 3_{ten}

1111 1111 1111 1111 1111 1111 1111 1110_{two} = - 2_{ten}

1111 1111 1111 1111 1111 1111 1111 1111_{two} = - 1_{ten}



Two's Complement Operations

- Negating a two's complement number: invert all bits and add 1
 - remember: “negate” and “invert” are quite different!
- Converting n bit numbers into numbers with more than n bits:
 - MIPS 16 bit immediate gets converted to 32 bits for arithmetic
 - copy the most significant bit (the sign bit) into the other bits
 - 0010 -> 0000 0010
 - 1010 -> 1111 1010
 - "sign extension" (lbu vs. lb)



Addition & Subtraction

- Just like in grade school (carry/borrow 1s)

$$\begin{array}{r} 0111 \\ + 0110 \\ \hline \end{array} \qquad \begin{array}{r} 0111 \\ - 0110 \\ \hline \end{array} \qquad \begin{array}{r} 0110 \\ - 0101 \\ \hline \end{array}$$

- Two's complement operations easy
 - subtraction using addition of negative numbers

$$\begin{array}{r} 0111 \\ + 1010 \\ \hline \end{array}$$

- Overflow (result too large for finite computer word):
 - e.g., adding two n-bit numbers does not yield an n-bit number

$$\begin{array}{r} 0111 \\ + 0001 \\ \hline _ 1000 \end{array} \quad \text{note that overflow term is somewhat misleading,} \\ \text{it does not mean a carry "overflowed"}$$



Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
 - overflow when adding two positives yields a negative
 - or, adding two negatives gives a positive
 - or, subtract a negative from a positive and get a negative
 - or, subtract a positive from a negative and get a positive

Operation	Operand A	Operand B	Result
A + B	≥ 0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A - B	≥ 0	< 0	< 0
A - B	< 0	≥ 0	≥ 0

Note: You must verify the above four overflow conditions by providing specific examples



Effects of Overflow

- An exception (interrupt) occurs
 - Control jumps to predefined address for exception
 - Interrupted address is saved for possible resumption
 - Details based on software system / languageExample: flight control vs. homework assignment
- MIPS instructions: add, addi, sub cause exceptions on overflow
- Don't always want to detect overflow
 - MIPS instructions: addu, addiu, subu do not cause exceptions on overflow



Logical Operations

- Shift left logical (sll)

Sll \$10, \$16, 8 # reg \$10 = reg \$16 << 8 bits


op	rs	rt	rd	shamt	funct
0	0	16	10	8	0

- Shift right logical (srl)
- AND, OR operations (and, andi, or , ori)



An ALU (arithmetic logic unit)

- Let's build an ALU to support the `and` and `or` instructions
 - we'll just build a 1 bit ALU, and use 32 of them




op	a	b	result

- Possible Implementation (sum-of-products):



Review: The Multiplexor

- Selects one of the inputs to be the output, based on a control input




note: we call this a 2-input mux even though it has 3 inputs!

- Lets build our ALU using MUXes:



Different Implementations



- Not easy to decide the “best” way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
 - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU for addition:



$$c_{out} = a b + a c_{in} + b c_{in}$$
$$sum = a \text{ xor } b \text{ xor } c_{in}$$




Building a 32 bit ALU



What about subtraction ($a - b$) ?

- Two's complement approach: just negate b and add.
- How do we negate?
- A very clever solution:




Tailoring the ALU to the MIPS

- Need to support the set-on-less-than instruction (slt)
 - remember: slt is an arithmetic instruction
 - produces a 1 if $rs < rt$ and 0 otherwise
 - use subtraction: $(a-b) < 0$ implies $a < b$
- Need to support test for equality (beq \$t5, \$t6, \$t7)
 - use subtraction: $(a-b) = 0$ implies $a = b$




Supporting slt for MIPS




Less will be zero for all bits other than LSB which will be 0 or 1 coming from the “set” output of MSB.





Supporting slt and Overflow: 1-bit ALU for MSB




Overflow detection logic at the most significant bit (MSB) ALU.



32-bit ALU for MIPS: Using 32 1-bit ALUs



32-bit ALU for MIPS: Using 32 1-bit ALUs




- “Bnegate” is a single control line combining CarryIn and Binvert.

- Testing for equality needed for conditional branch instructions.
- If subtraction results is 0, then they are equal.
- “Zero” is a 1 when the result is 0!



ALU Design: Summary

- We can build an ALU to support the MIPS instruction set
 - key idea: use multiplexor to select the output we want
 - we can efficiently perform subtraction using two's complement
 - we can replicate a 1-bit ALU to produce a 32-bit ALU
- Important points about hardware
 - all of the gates are always working
 - the speed of a gate is affected by the number of inputs to the gate
 - the speed of a circuit is affected by the number of gates in series (on the “critical path” or the “deepest level of logic”)
- Our primary focus: comprehension, however,
 - Clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at two examples for addition and multiplication



Disadvantage of Ripple Carry Adder

- The design of the 4-bit ripple carry adder with the usual method would require a truth table with 512 entries, since there are nine inputs to the circuit.
- Long circuit delay due to the many gates in the carry path from the LSB to the MSB.
- The longest path delay through an n -bit ripple carry adder is $2n+2$ gate delays.
- Carry lookahead adder reduces critical path delay, but there is area penalty involved.



Binary Adders : Full adder



Boolean Functions:

$$S = X'Y'Z + X'YZ' + XY'Z' + XYZ = (X \text{ XOR } Y) \text{ XOR } Z$$

$$C = XY + XZ + YZ = XY + Z(X \text{ XOR } Y)$$

Inputs			Outputs	
X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Truth Table of Full Adder



Binary Ripple Carry adder: 4-bit example

The full adders are connected in cascade, with the carry output from one full adder connected to the carry input of the next full adder.

Since a 1 carry may appear near the LSB of the adder and yet propagate through many full adders to the MSB → the name **ripple carry adder**. An n -bit ripple carry adder requires n full adders.




Fig. 3-28 4-Bit Ripple Carry Adder

Input carry: 0110
Augend A: 1011
Addend B: 0011
Sum S: 1110
Output carry: 0011

Output carry




Carry Lookahead Adder

- Reduced delay at the price of more complex hardware.
- The design can be obtained by a transformation of the ripple carry design in which the carry logic over fixed groups of bits of the adder is reduced to two-level logic.
- Construct a new logic hierarchy **separating** the parts of the full adders not involving the carry propagation path from those containing the path.
- Call the first path of each full adder a **partial full adder** (PFA).




Carry Lookahead Adder: PFA model




- Two outputs: P_i , G_i from each PFA to the ripple carry path
- One input: C_i , the carry input, from the carry path to each PFA.
- Propagate function: $P_i = A_i \text{ XOR } B_i$. When it is equal to 1 an incoming carry is propagated through the bit position from C_i to C_{i+1} ; when equal to zero, carry propagation is blocked.
- Generate function: $G_i = A_i * B_i$. Whenever equal to 1 regardless of the P_i value, the carry output from the position is 1, so a carry has been generated in the position. When equal to zero, no carry is generated, so that C_{i+1} is 0 if the carry propagated through the position from C_i is also zero.



Carry Lookahead Adder: PFA model




Ripple Carry Path




Development of a Carry Lookahead Adder

Carry Lookahead circuit will replace the ripple carry path above.

4-bit ripple carry adder has delay of 10 gate delays, for carry lookahead it is 6 gate delays. Assume XOR has 2 OR gate delays.



Use principle to build bigger adders




- Can't build a 16 bit adder this way... (too big)
- Could use ripple carry of 4-bit CLA adders
- Better: use the CLA principle again!



Binary Multiplication

- More complicated than addition
 - accomplished via shifting and addition
- More time and more area
- Negative numbers: convert and multiply
 - there are better techniques.



Binary Multiplication

- Example:


Multiplicand: 1011
Multiplier: x 101
 1011
 0000
 1011
Product: 110111

- **Observation** : The multiplier bits are always 1 or 0, therefore the partial products are equal to either the multiplicand or to 0.
- The above fact has been exploited in various ways, and many time and hardware efficient multiplication algorithms have been developed.
- Booth's multiplier and Wallace-Tree multiplier are two examples.



Binary Multipliers: A 2-bit example

		B_1	B_0
	A_1	$A_1 B_1$	$A_1 B_0$
	A_0	$A_0 B_1$	$A_0 B_0$
C_3	C_2	C_1	C_0




A 2-Bit by 2-Bit Binary Multiplier

Product A_0 and B_0 is 1 if both are 1, else it is 0. Thus, the product is same as AND operation.



Binary Multipliers: A 4-bit by 3-bit example




A 4-Bit by 3-Bit Binary Multiplier



For J multiplier bits and K multiplicand bits, we need $J \times K$ AND gates and $(J-1)$ K -bit adders to produce a product of $J+K$ bits.





Multiplication Implementation: v1




Multiplication Implementation: v2



Multiplication Implementation: v3



Fast Multiplication Hardware: Unrolls the Loop




- Rather than using a single 32-bit adder 32 times, this hardware “unrolls the loop” to use 32 adders.
- Each adder produces a 32-bit sum and a carry out.
- 1st input: multiplicand ANDed with a multiplier bit.
- The LSB bit is a bit of the product.
- The carry out and the upper 31bits of the sum are passed along the next adder as 2nd input.






Multiplication: MIPS Instructions


- A pair of 32-bit registers Hi and Lo available for 64-bit product.
- Two instructions: mult and multu
- Both instructions ignore overflow.
- Pseudo-instructions mflo mfhi are used to place products into registers.




Division Implementation: v1



Division Implementation: v2



NOTE: We can not use 32 adders as we did in multiplier case to speed up as we need to know the sign of difference each time to perform the next step.



Division: MIPS Instructions

- The pair of 32-bit registers Hi and Lo are used.
- Two instructions: div and divu
- Hi contains the remainder and Lo contains the quotient after the divide instruction is complete.
- Pseudo-instructions mflo mfhi are used to place results into registers.




Floating Point (a brief look)

- We need a way to represent
 - numbers with fractions, e.g., 3.1416
 - very small numbers, e.g., 0.000000001
 - very large numbers, e.g., 3.15576 E 10⁹
- Representation:
 - sign, exponent, significand: $(-1)^{\text{sign}} \times \text{significant} \times 2^{\text{exponent}}$
 - more bits for significand gives more accuracy
 - more bits for exponent increases range
- IEEE 754 floating point standard:
 - single precision: 8 bit exponent, 23 bit significand
 - double precision: 11 bit exponent, 52 bit significand




IEEE 754 floating-point standard

- Leading “1” bit of significand is implicit
- Exponent is “biased” to make sorting easier (as only positive numbers are to be dealt with)
 - all 0s is smallest exponent all 1s is largest
 - bias of 127 for single precision and 1023 for double precision
 - summary: $(-1)^{\text{sign}} \times (1 + \text{fraction}) \times 2^{\text{exponent} - \text{bias}}$
- Example:
 - decimal: $-0.75 = -3/4 = -3/2^2$
 - binary: $-0.11 = -1.1 \times 2^{-1}$
 - floating point: exponent = 126 = 01111110
 - IEEE single precision: 10111111010000000000000000000000





Floating Point Complexities


- Operations are somewhat more complicated
- In addition to overflow we can have “underflow”
- Accuracy can be a big problem
 - IEEE 754 keeps two extra bits, guard and round
 - four rounding modes
 - positive divided by zero yields “infinity”
 - zero divide by zero yields “not a number”
 - other complexities
- Implementing the standard can be tricky
- Not using the standard can be even worse
 - see text for description of 80x86 and Pentium bug!



Floating Point Addition



Floating Point Multiplication



Floating-Point Instruction in MIPS

- Addition: add.s (single) and add.d
- Subtraction: sub.s and sub.d
- Multiplication: mul.s and mul.d
- Division: div.s and div.d



Summary

- Computer arithmetic is constrained by limited precision
- Bit patterns have no inherent meaning but standards do exist
 - two's complement
 - IEEE 754 floating point
- Computer instructions determine “meaning” of the bit patterns
- Performance and accuracy are important so there are many complexities in real machines (i.e., algorithms and implementation).
- We are ready to move on (and implement the processor)

